

## Refine Search

### Search Results -

Terms	Documents
command same "destination address" same "destination data"	37

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L3





### Search History

DATE: Wednesday, August 09, 2006    [Printable Copy](#)    [Create Case](#)

#### Set Name Query

side by side

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

#### Hit Count Set Name

result set

L3    command same "destination address" same "destination data"    37    L3  
L2    command same address same data    47567    L2  
L1    (MSR adj 1 command)    5    L1

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
command same "destination address" same "destination data"	3

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L4

Refine Search

Recall Text 

Clear

Interrupt

### Search History

 DATE: Wednesday, August 09, 2006    [Printable Copy](#)    [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

*DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*
L4    command same "destination address" same "destination data"

 3    L4
*DB=PGPB,USPT,USOC; PLUR=YES; OP=OR*
L3    command same "destination address" same "destination data"

 37    L3
L2    command same address same data

 47567    L2
L1    (MSR adj1 command)

 5    L1

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
command same "destination address" same "destination data"	3

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L4

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Wednesday, August 09, 2006   [Printable Copy](#)   [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L4   command same "destination address" same "destination data"   3   L4

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L3   command same "destination address" same "destination data"   37   L3

L2   command same address same data   47567   L2

L1   (MSR adj1 command)   5   L1

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
L3 and (access\$3 near5 request)	11

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L6

Refine Search

Recall Text



Clear

Interrupt

### Search History

DATE: Wednesday, August 09, 2006   [Printable Copy](#)   [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

*DB=PGPB,USPT,USOC; PLUR=YES; OP=OR*

L6   L3 and (access\$3 near5 request)

11   L6

L5   L3 same (access near5 request)

0   L5

*DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*

L4   command same "destination address" same "destination data"

3   L4

*DB=PGPB,USPT,USOC; PLUR=YES; OP=OR*

L3   command same "destination address" same "destination data"

37   L3

L2   command same address same data

47567   L2

L1   (MSR adj1 command)

5   L1

END OF SEARCH HISTORY

**EAST - [Untitled1:1]**

File View Edit Tools Window Help

D [Icons]

☐ Drafts  
☐ Pending  
☒ **Active**  
☐ L1: (6958) command same  
☐ L2: (70) 11 same (request  
☐ L3: (0) 12 and MSR  
☐ L5: (3) 12 same (chip or  
☐ L6: (0) 12 same (processor  
☐ L4: (36) 12 and (chip or  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ UDC  
☐ Queue  
☐ Trash

Search List Groups Queue Clear

DBs USPAT

Default operator: OR

☒ Plurals  
☒ Highlight all hit terms initially

☐ BRS form
 ☐ IS&R form
 ☐ Image
 ☐ Text
 ☐ HTML

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comment	Error	Definit	Er
1	BRS	L1	6958	command same "destination address"	USPA	2006/08/09 16:42				
2	BRS	L2	70	11 same (request near5 access)	USPA	2006/08/09 16:43				
3	BRS	L3	0	12 and MSR	USPA	2006/08/09 16:43				
4	BRS	L5	3	12 same (chip or IC or "integrated circuit")	USPA	2006/08/09 16:45				
5	BRS	L6	0	12 same (processor near5 (chip or IC or	USPA	2006/08/09 16:45				
6	BRS	L4	36	12 and (chip or IC or "integrated circuit")	USPA	2006/08/09 16:45				



**EAST - [Untitled1:1]**

File View Edit Tools Window Help

☐ Drafts  
☐ Pending  
☒ Active  
     L1: (6958) command same  
     L2: (70) 11 same (requ  
     L3: (0) 12 and MSR  
     L5: (3) 12 same (chip c  
     L6: (0) 12 same (proces  
     L4: (36) 12 and (chip c  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ UDC  
☐ Queue  
☐ Trash

Search:      
 DBs:   ☒ Highlight all hit terms initially  
 Default operator:

12 and (chip or IC or "integrated circuit")

☒ BRS form ☒ IS&R form ☐ Image ☐ Text ☐ HTML

	U	1	Document ID	Issue Dat	Pages	Title	Current OR	Current X	▲
1	<input type="checkbox"/>	<input type="checkbox"/>	US 7062632 B2	20060613	20	Method for controlling a central processing un	711/212	711/2;	
2	<input type="checkbox"/>	<input type="checkbox"/>	US 7046967 B2	20060516	18	Power regulation using multi-loop control	455/69	711/213; 370/318; 370/332;	
3	<input type="checkbox"/>	<input type="checkbox"/>	US 7007138 B2	20060228	23	Apparatus, method, and computer program for re	711/151		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6957317 B2	20051018	33	Apparatus and method for facilitating memory	711/218	711/118; 711/137	
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6950394 B1	20050927	30	Methods and systems to transfer information us	370/229	370/401; 709/238;	
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6789140 B2	20040907	30	Data processor and data transfer method	710/20	710/22; 710/33;	
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6763448 B1	20040713	48	Microcomputer and microcomputer system	712/39		
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6611893 B1	20030826	14	Data bus method and apparatus providing var	710/309		
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6606715 B1	20030812	28	Device control apparatus and control m	714/15	711/113; 711/114;	
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6594711 B1	20030715	13	Method and apparatus for operating one or mo	710/22	710/26; 710/38;	
11	<input type="checkbox"/>	<input type="checkbox"/>	US RE38134	20030603	28	System for	710/20	370/232;	▼

**EAST - [Untitled1:1]**

File View Edit Tools Window Help

☐ Drafts  
☐ Pending  
☒ Active  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ UDC  
☐ Queue  
☐ Trash

Search:

DBs:   ☒ Plurals  
 Default operator:  OR  ☒ Highlight all hit terms initially

12 and (chip or IC or "integrated circuit")

	U	1	Document ID	Issue Dat	Pages	Title	Current OR	Current X
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6532511	20030311	10	Asynchronous centralized multi-channel DMA contr	710/305	710/104;
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6493784	20021210	35	Communication device, multiple bus control de	710/309	710/22;
14	<input type="checkbox"/>	<input type="checkbox"/>	US 6487617	20021126	25	Source-destination re-timed cooperative co	710/100	710/240;
15	<input type="checkbox"/>	<input type="checkbox"/>	US 6449670	20020910	26	Microcomputer with bit packets for interrupts.	710/100	710/241;
16	<input type="checkbox"/>	<input type="checkbox"/>	US 6415344	20020702	28	System and method for on-chip communication	710/105	710/110;
17	<input type="checkbox"/>	<input type="checkbox"/>	US 6408165	20020618	16	Power regulation using multi-loop control	455/69	710/305;
18	<input type="checkbox"/>	<input type="checkbox"/>	US 6279108	20010821	36	Programmable microcontroller archite	712/244	710/316
19	<input type="checkbox"/>	<input type="checkbox"/>	US 6157971	20001205	25	Source-destination re-timed cooperative co	710/100	710/266;
20	<input type="checkbox"/>	<input type="checkbox"/>	US 6112272	20000829	14	Non-invasive bus master back-off circuit and me	710/110	711/171;
21	<input type="checkbox"/>	<input type="checkbox"/>	US 5987563	19991116	10	Flash memory accessed using only the logical	711/103	710/1;
22	<input type="checkbox"/>	<input type="checkbox"/>	US 5966720	19991012	10	Flash memory accessed	711/1	711/156;



**EAST - [Untitled1:1]**

File View Edit Tools Window Help

☐ Drafts  
☒ Pending  
☒ Active  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ JDC  
☐ Queue  
☐ Trash

Search

DBs:  ☒ Plurals  
 Default operator:  ☒ Highlight all hit terms initially

12 and (chip or IC or "integrated circuit")

☒ BRS form ☒ IS&R form ☒ Image ☒ Text ☒ HTML

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X
23	<input type="checkbox"/>	<input type="checkbox"/>	US 5909594	19990601	27	System for	710/20	710/21;
			A			communications where fi		710/29
24	<input type="checkbox"/>	<input type="checkbox"/>	US 5809530	19980915	13	Method and apparatus	711/140	711/119
			A			for processing multiple		
25	<input type="checkbox"/>	<input type="checkbox"/>	US 5678037	19971014	11	Hardware graphics	345/562	345/503;
			A			accelerator system and		345/558;
26	<input type="checkbox"/>	<input type="checkbox"/>	US 5584010	19961210	30	Direct memory access	711/117	710/107;
			A			control device and meth		710/308;
27	<input type="checkbox"/>	<input type="checkbox"/>	US 5583985	19961210	68	Graphic display	345/534	345/213;
			A			processing apparatus fo		345/562;
28	<input type="checkbox"/>	<input type="checkbox"/>	US 5481534	19960102	14	Data packet switch	370/259	370/403;
			A			apparatus and method wi		379/114.0
29	<input type="checkbox"/>	<input type="checkbox"/>	US 5353403	19941004	74	Graphic display	345/563	345/534;
			A			processing apparatus an		345/561;
30	<input type="checkbox"/>	<input type="checkbox"/>	US 5307348	19940426	13	Scheduling in a	370/348	370/913
			A			communication system		
31	<input type="checkbox"/>	<input type="checkbox"/>	US 5263080	19931116	25	Telephone message	379/88.19	370/236;
			A			storage system with out		370/426;
32	<input type="checkbox"/>	<input type="checkbox"/>	US 5239545	19930824	11	Channel access control	370/348	370/349
			A			in a communication svst		
33	<input type="checkbox"/>	<input type="checkbox"/>	US 5136580	19920804	25	Apparatus and method	370/403	



**EAST - [Untitled1:1]**

File View Edit Tools Window Help

☐ Drafts  
☒ Pending  
☒ Active  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ UDC  
☐ Queue  
☐ Trash

Search       
 DBs:  USPAT ☒ Plurals  
 Default operator:  OR   
☒ Highlight all hit terms initially

12 and (chip or IC or "integrated circuit")

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X
27	<input type="checkbox"/>	<input type="checkbox"/>	US 5583985 A	19961210	68	Graphic display processing apparatus fo	345/534	345/213; 345/562;
28	<input type="checkbox"/>	<input type="checkbox"/>	US 5481534 A	19960102	14	Data packet switch apparatus and method wi	370/259	370/403; 379/114.0
29	<input type="checkbox"/>	<input type="checkbox"/>	US 5353403 A	19941004	74	Graphic display processing apparatus an	345/563	345/534; 345/561;
30	<input type="checkbox"/>	<input type="checkbox"/>	US 5307348 A	19940426	13	Scheduling in a communication system	370/348	370/913
31	<input type="checkbox"/>	<input type="checkbox"/>	US 5263080 A	19931116	25	Telephone message storage system with out	379/88.19	370/236; 370/426;
32	<input type="checkbox"/>	<input type="checkbox"/>	US 5239545 A	19930824	11	Channel access control in a communication svst	370/348	370/349
33	<input type="checkbox"/>	<input type="checkbox"/>	US 5136580 A	19920804	25	Apparatus and method for learning and filter	370/403	
34	<input type="checkbox"/>	<input type="checkbox"/>	US 4979056 A	19901218	20	Disk drive system controller architecture	360/69	360/70; 360/902;
35	<input type="checkbox"/>	<input type="checkbox"/>	US 4979055 A	19901218	37	Disk drive system controller architecture	360/69	360/73.03 360/78.04
36	<input type="checkbox"/>	<input type="checkbox"/>	US 4517661 A	19850514	17	Programmable chip tester having plural pi	714/25	702/118; 714/738;



Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE Xplore GUIDE](#)[SUPPORT](#)

Results for "(( command&lt;in&gt;metadata ) &lt;and&gt; ( address and data&lt;in&gt;metadata ) &lt;and&gt; ( po..."

Your search matched 6 of 1387402 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

e-mail
 printer friendly

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search


☐ Check to search only within this results set

 Display Format:
 ☒ Citation
 ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Select All](#)
[Deselect All](#)

- ☐ 1. **Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core**  
 Jin-Hua Hong; Chung-Hung Tsai; Cheng-Wen Wu;  
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)  
 Volume 8, Issue 5, Oct. 2000 Page(s):503 - 516  
 Digital Object Identifier 10.1109/92.894154  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(380 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ 2. **TMO-based programming in COTS software/hardware platforms: a case study**  
 Shokri, E.; Kane Kim;  
[Application-Specific Systems and Software Engineering and Technology, 1999. ASSET '99. Proceedings. 1999 IEEE Symposium on](#)  
 24-27 March 1999 Page(s):88 - 94  
 Digital Object Identifier 10.1109/ASSET.1999.756756  
[AbstractPlus](#) | Full Text: [PDF](#)(232 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ 3. **Current Measurement System for Ocean Engineering**  
 Edgerton, G.; Streets, B.; MacDougall, R.; Smith, T.;  
[OCEANS](#)  
 Volume 8, Sep 1976 Page(s):648 - 654  
[AbstractPlus](#) | Full Text: [PDF](#)(536 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ 4. **IP unicast/multicast operation over STANAG 5066**  
 Kallgren, D.G.; Smaal, J.-W.;  
[Military Communications Conference, 2001. MILCOM 2001. Communications for Network-Centric Operations: Creating the Information Force, IEEE](#)  
 Volume 1, 28-31 Oct. 2001 Page(s):501 - 505 vol.1  
 Digital Object Identifier 10.1109/MILCOM.2001.985845  
[AbstractPlus](#) | Full Text: [PDF](#)(184 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ 5. **A 90 ns 100 K erase/program cycle megabit flash memory**  
 Kynett, V.; Anderson, J.; Atwood, G.; Dix, P.; Fandrich, M.; Jungroth, O.; Kao, S.; Kreifels, J.A.; Lai, S.; Liou, H.-C.; Liu, B.; Lodenquai, R.; Lu, W.-J.; Pavloff, R.; Tang, D.; Tsau, G.; Tzeng, J.C.; Vajdic, B.; Verma, G.; Wang, S.; Wells, S.; Winston, M.; Yang, L.;  
[Solid-State Circuits Conference, 1989. Digest of Technical Papers. 35th ISSCC., 1989 IEEE International](#)  
 15-17 Feb. 1989 Page(s):140 - 141, 317  
 Digital Object Identifier 10.1109/ISSCC.1989.48233  
[AbstractPlus](#) | Full Text: [PDF](#)(760 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

**6. Test stand for the Silicon Vertex Detector of the Collider Detector Facility**

Zimmermann, S.; Anderson, J.; Andresen, J.; Barsotti, E.; Chramowicz, J.; Duerling, G.; Gao, M.; Gonzalez, H.; Haynes, B.; Knopf, W.; Treptow, K.; Walsh, D.; Zmuda, T.; Huffman, T.; Shepard, P.; Gay, C.; Harder, S.; Hill, H.; Huth, J.; O'Kane, J.; Oliver, J.; Robins, H.; Spiropulu, M.; Strohmer, R.; Gold, M.; Thomas, T.;

Nuclear Science, IEEE Transactions on

Volume 43, Issue 3, Part 2, June 1996 Page(s):1170 - 1174

Digital Object Identifier 10.1109/23.506658

[AbstractPlus](#) | Full Text: [PDF](#)(416 KB) [IEEE JNL](#)

[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE - All Rights Reserved





AbstractPlus

4 View Search Results | Next Article ▶

Access this document

Full Text: PDF (380 KB)

Download this citation

Choose Citation & Abstract

Download ASCII Text

Learn More

Rights and Permissions

Learn More

## Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core

Jin-Hua Hong Chung-Hung Isai Cheng-Wen Wu  
Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan;

This paper appears in: [Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)

Publication Date: Oct. 2000

Volume: 8, Issue: 5

On page(s): 503 - 516

Meeting Date: 12/02/1998 - 12/04/1998

Location: Hsinchu

ISSN: 1063-8210

CODEN: IEVSEE

INSPEC Accession Number: 6830778

Digital Object Identifier: 10.1109/92.894154

Posted online: 2002-08-06 23:32:01.0

### Abstract

An IEEE 1149.5 module test and maintenance (MTM) bus slave module interface core is presented, which is used for direct access from the system bus to the IEEE 1149.1 chip-level or on-chip buses to facilitate hierarchical system test and diagnosis. The hierarchical test methodology also is presented, which is applicable to the system-on-chip environment. All the standard 1149.1 instructions, such as SAMPLE/PRELOAD, EXTEST, BYPASS, and even RUNBIST, can be performed within three 1149.5 read/write-data message cycles. The messages are transmitted between the MTM-bus master module (M-module) and the slave module (S-module). We adopt the full test access port control method to activate the 1149.1 boundary-scan paths via the 1149.5 MTM-bus. Our S-module interface circuit implements 16 CORE commands and one read/write-data command. It has been prototyped using a field-programmable gate array chip and implemented by a full-custom chip. Hierarchical test of multiple 1149.1 compatible boards has been experimentally verified

Index Terms  
Inspec

### Controlled Indexing

IEEE standards automatic testing boundary scan testing field programmable gate arrays hierarchical systems logic testing

### Non-controlled Indexing

IEEE 1149.5 MTM-bus slave-module interface core boundary-scan paths field-programmable gate array chip full test access port control method hierarchical system test module test and maintenance multiple 1149.1 compatible boards read/write-data command read/write-data message cycles

### Author Keywords

Not Available



## References

- 1 [Test Access Port and Boundary-Scan Architecture](#): IEEE Standard 1149.1, May 1990.
- 2 J. Maierhofer, "Hierarchical self-test concept based on the JTAG standard," in *Proc. Int. Test Conf. (ITC)*, 1990, pp. 127-134.  
[Abstract](#) | [Full Text: PDE \(516KB\)](#)
- 3 J. C. Lien and M. A. Breuer, "A universal test and maintenance controller for modules and boards," *IEEE Trans. Ind. Electron.*, vol. 36, pp. 231-240, May 1989.  
[Abstract](#) | [Full Text: PDE \(924KB\)](#)
- 4 L. Avra, "A VHASIC ETM-bus-compatible test and maintenance interface," in *Proc. Int. Test Conf. (ITC)*, 1987, pp. 964-971.  
[Buy Via AskIEEE!](#)
- 5 R. K. Gupta and Y. Zorian, "Introducing core-based system design," *IEEE Design Test Comput.*, vol. 14, no. 4, pp. 15-25, Oct.-Dec. 1997.  
[Abstract](#) | [Full Text: PDE \(228KB\)](#)
- 6 Y. Zorian, E. J. Marinissen, and S. Dey, "Testing embedded-core based system chips," in *Proc. Int. Test Conf. (ITC)*, Oct. 1998, pp. 130-143.  
[Abstract](#) | [Full Text: PDE \(1340KB\)](#)
- 7 Y. Zorian, "Test requirements for embedded core-based systems and IEEE P1500," in *Proc. Int. Test Conf. (ITC)*, Oct. 1997, pp. 191-199.  
[Abstract](#) | [Full Text: PDE \(968KB\)](#)
- 8 S. Adham, D. Bhattacharya, D. Burek, C. J. Clark, M. Collins, G. Giles, A. Hales, E. J. Marinissen, T. McLaurin, J. Monzel, F. Muradali, J. Rajski, R. Rajsuman, M. Ricchetti, D. Stannard, J. Udell, P. Varma, L. Whetsel, A. Zamfirescu, and Y. Zorian, "Preliminary outline of the IEEE P1500 scalable architecture for testing embedded cores," in *Proc. IEEE VLSI Test Symp. (VTS)*, Apr. 1999, pp. 483-488.  
[Abstract](#) | [Full Text: PDE \(436KB\)](#)
- 9 E. J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, "Toward a standard for embedded core test: An example," in *Proc. Int. Test Conf. (ITC)*, 1999, pp. 616-626.  
[Abstract](#) | [Full Text: PDE \(1468KB\)](#)
- 10 L. Whetsel, "Addressable test ports—An approach to testing embedded cores," in *Proc. Int. Test Conf. (ITC)*, 1999, pp. 1055-1061.  
[Abstract](#) | [Full Text: PDE \(1480KB\)](#)
- 11 W. Ke, D. Le, and N. Jarwala, "A secure data transmission scheme for 1149.1 backplane test bus," in *Proc. Int. Test Conf. (ITC)*, 1995, pp. 789-796.  
[Abstract](#) | [Full Text: PDE \(656KB\)](#)
- 12 J. Andrews, "Roadmap for extending IEEE 1149.1 for hierarchical control of locally stored, standardized command set, test programs," in *Proc. Int. Test Conf. (ITC)*, 1994, pp. 300-306.  
[Abstract](#) | [Full Text: PDE \(532KB\)](#)
- 13 L. Whetsel, "A proposed method of accessing 1149.1 in a backplane environment," in *Proc. Int. Test Conf. (ITC)*, Sept. 1992, pp. 206-216.  
[Abstract](#) | [Full Text: PDE \(1288KB\)](#)
- 14 D. Bhavsar, "An architecture for extending the IEEE Standard 1149.1 test access port to system backplanes," in *Proc. Int. Test Conf. (ITC)*, 1991, pp. 768-776.  
[Abstract](#) | [Full Text: PDE \(720KB\)](#)
- 15 [IEEE Module Test and Maintenance \(MTM\) Bus Protocol](#): IEEE Standard 1149.5, 1995.
- 16 W. Ke, "Backplane interconnect test in a boundary-scan environment," in *Proc. Int. Test Conf. (ITC)*, 1996, pp. 717-724.  
[Abstract](#) | [Full Text: PDE \(628KB\)](#)

- 17 R. E. Tullios, "Leave the wires to last!—Functional evaluation of the IEEE Std 1149.5 module test and maintenance bus," in *Proc. Int. Test Conf. (ITC)*, 1995, pp. 797-806.  
Abstract | Full Text: PDF (876KB)
- 18 IEEE *IEEE P1149.4/D26 Draft Standard for a Mixed-Signal Test Bus: Mixed-Signal Working Group of the Test Technology Technical Committee*, IEEE Computer Society, May 1999.
- 19 J.-H. Hong, C.-H. Tsai, and C.-W. Wu, "Hierarchical testing using the IEEE Std 1149.5 module test and maintenance slave interface module," in *Proc. 5th Asian Test Symp. (ATS)* Hsinchu, Taiwan, Nov. 1996, pp. 50-55.  
Abstract | Full Text: PDF (628KB)
- 20 O. F. Habert and T. Kropf, "Self testable boards with standard IEEE 1149.5 module test and maintenance (MTM) bus interface," in *Proc. Int. Test Conf. (ITC)*, 1994, pp. 220-225.  
Abstract | Full Text: PDF (480KB)
- 21 C. Poirier, "IEEE P1149.5 to 1149.1 data and protocol conversion," in *Proc. Int. Test Conf. (ITC)*, 1993, pp. 527-535.  
Abstract | Full Text: PDF (624KB)
- 22 D. Landis, C. Hudson, and P. McHugh, "Applications of the IEEE P1149.5 module test and maintenance bus," in *Proc. Int. Test Conf. (ITC)*, Sept. 1995, pp. 984-992.  
Abstract | Full Text: PDF (716KB)
- 23 C.-H. Tsai, F.-D. Guo, J.-H. Hong, and C.-W. Wu, *IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing*, U.S. Patent 515701, 375, Oct. 1996.  
Buy Via AskIEEE
- 24 C.-H. Tsai, J.-H. Hong, and C.-W. Wu, "Built-in self-test techniques using boundary scan standard circuitry," in *Proc. 5th VLSI Design/CAD Symp.* Tainan, Taiwan, Aug. 1994, pp. 257-262.  
Buy Via AskIEEE
- 25 A. Hassan, V. K. Agarwal, B. Nadeau-Dostie, and J. Rajski, "BIST of PCB interconnects using boundary-scan architecture," *IEEE Trans. Computer-Aided Design*, vol. 11, pp. 1278-1287, Oct. 1992.  
Abstract | Full Text: PDF (1008KB)
- 26 J. S. Matos, A. C. Leao, and J. C. Ferreira, "Control and observation of analog nodes in mixed-signal boards," in *Proc. Int. Test Conf. (ITC)*, 1993.  
Abstract | Full Text: PDF (548KB)
- 27 C.-C. Su, S.-J. Jou, and Y.-T. Ting, "Decentralized BIST for 1149.1 and 1149.5 based interconnects," in *Proc. Eur. Design Test Conf. (ED&TC)*, 1996, pp. 120-125.  
Abstract | Full Text: PDF (544KB)
- 28 C.-C. Su, S.-W. Jeng, and Y.-T. Chen, "Boundary scan BIST methodology for reconfigurable systems," in *Proc. Int. Test Conf. (ITC)*, 1998, pp. 774-783.  
Abstract | Full Text: PDF (976KB)
- 29 J. Turino, "Design for test and time to market—Friends or foes," in *Proc. Int. Test Conf. (ITC)*, 1999, pp. 1098-1101.  
Abstract | Full Text: PDF (480KB)

Citing Documents

No citing documents available on IEEE Xplore.

